# Implementation of RSA 2048 on GPUs

Marcelo E. Kaihara EPFL – LACAL Nov. 4, 2010

# Motivation

 NIST Recommendations for Key Management (SP 800-57)
 NIST DRAFT recommendation for the Transitioning of Cryptographic Algorithms and Key Sizes (SP 800-131)





# Object

• Use GPUs as cryptographic accelerators to offload work from the CPU.

- Low latency
- Generic implementation
- Server application

- Parallel implementation
- OpenCL
- Speed

#### **RSA 2048 Decryption**



Chinese Remainder Theorem

 $z_{1} = c^{dP} \mod p$   $z_{2} = c^{dQ} \mod q$   $h = qInv \cdot (z_{1} - z_{2}) \mod p$   $z = z_{2} + h \cdot q$ 

Mod Exp 1024 moduli (32 limbs of 32-bits) s = 32  $B = 2^{32}$ 

#### **General overview**



#### Sequential multiplications performed in Montgomery representation

Montgomery radix  $R = B^s > m, gcd(R,m) = 1$ 





 $\widetilde{\mathbf{u}} * \widetilde{\mathbf{v}} = \widetilde{\mathbf{u}} \cdot \widetilde{\mathbf{v}} \cdot \mathbf{R}^{-1} \mod \mathbf{m}$ 

Algorithm  $\widetilde{z} = 0;$ for  $(i = 0; i \le s - 1; i + +)$ {  $\widetilde{\mathbf{z}} = \widetilde{\mathbf{z}} + \widetilde{\mathbf{u}} \cdot \widetilde{\mathbf{v}}_{i};$  $q_{M} = (-\widetilde{z}_{0} \cdot m_{0}^{-1}) \mod B;$  $\widetilde{z} = (\widetilde{z} + q_{M} \cdot m) \operatorname{div} B;$ } if  $\tilde{z} \ge m$  then  $\tilde{z} = \tilde{z} - m$ ;



 $(\widetilde{z} + (-\widetilde{z}_0 \cdot m_0^{-1} \mod B) \cdot m) \mod B =$  $= (\widetilde{z} + (-\widetilde{z}_0 \cdot m_0^{-1} \cdot m \mod B)) \mod B$  $= (\widetilde{z} - \widetilde{z}_0) \mod B = 0$ 

 $\widetilde{\mathbf{u}} * \widetilde{\mathbf{v}} = \widetilde{\mathbf{u}} \cdot \widetilde{\mathbf{v}} \cdot \mathbf{R}^{-1} \mod \mathbf{m}$ 



 $\widetilde{u} * \widetilde{v} = \widetilde{u} \cdot \widetilde{v} \cdot R^{-1} \mod m$ 

Algorithm  $\widetilde{z} = 0;$ for  $(i = 0; i \le s - 1; i + +)$ {  $\widetilde{Z} = \widetilde{Z} + \widetilde{U} \cdot \widetilde{V}_{i};$  $q_{M} = (-\widetilde{z}_{0} \cdot m_{0}^{-1}) \mod B;$  $\widetilde{z} = (\widetilde{z} + q_{M} \cdot m) \operatorname{div} B;$ } if  $\tilde{z} \ge m$  then  $\tilde{z} = \tilde{z} - m$ ;



 $\widetilde{\mathbf{u}} * \widetilde{\mathbf{v}} = \widetilde{\mathbf{u}} \cdot \widetilde{\mathbf{v}} \cdot \mathbf{R}^{-1} \mod \mathbf{m}$ 



### Fermi architecture

#### • <u>Specifications</u>:

- 3 billon transistors
- 16 Streaming Multiprocessors (SM)
- 6 x 64-bit memory partitions
  Up to total 6GB GDDR5 with ECC
- GigaThread global scheduler
- Shared L2 Cache (768KB)





Source: NVIDIA's next Generation CUDA™ Compute Architecture: Fermi

### Fermi architecture

#### • Streaming Multiprocessor

- 32 CUDA Cores (16 x 32 = 512)
- Dual warp scheduler
- 16 LD/ST Units
- 4 Special Function Units (SFU)
- 64KB of configurable
  Shared Memory and L1 Cache (48KB/16KB)

#### <u>CUDA Core</u>

- Pipelined ALU and FPU
- ALU supports 32-bit int
- FPU single precision (512 FMA ops / clock)
- 1K 32-bit registers per core



Fermi Streaming Multiprocessor (SM)

Source: NVIDIA's next Generation CUDA<sup>™</sup> Compute Architecture: Fermi

# **Representation of Integers**

#### Parallel version

#### 



- Low Latency
- Cryptography

#### Sequential version



- High Latency
- Cryptanalysis

# **Representation of Integers**

- To avoid barriers (mem fence) try to fit entire operand within a block of 32 threads (Warps)
   Data coherence is maintained within a warp.
- Each thread operates in one limb in radix B=2<sup>32</sup>
- Possible representations:
  - Avizienis representation (signed-digit)
  - Residue Number System
  - Carry-save



Algorithm
$A := \widetilde{u}; B := \widetilde{v}; M := m;$
$I \coloneqq 0;$
for $(I = 0; I \le S - 1; I + +)$
{ Τ,Λ,
$a_{i} = t_{i} (m_{i})^{-1} \mod B_{i}$
$q_{M} = c_{0} \cdot (-m_{0})$ mod D, T $= (T + \alpha = M) div B$
}
if $T \ge M$ then $Z := T - M$ ;
else Z := T;



 $\widetilde{\mathbf{u}} * \widetilde{\mathbf{v}} = \widetilde{\mathbf{u}} \cdot \widetilde{\mathbf{v}} \cdot \mathbf{R}^{-1} \mod \mathbf{m}$ 

Algorithm	Μ	m <sub>31</sub>	•••	m <sub>2</sub>	<b>m</b> <sub>1</sub>
	A	a <sub>31</sub>	•••	a <sub>2</sub>	a <sub>1</sub>
$A \coloneqq \widetilde{u}; B \coloneqq \widetilde{v}; M \coloneqq m;$	D	h		h	h
T := 0;	D	<b>D</b> <sub>31</sub>		<b>U</b> <sub>2</sub>	<u> </u>
for (i = 0; i $\leq$ s - 1; i + +)				(2b)	
{		$\Box(a_{31}D_0)$	•••	(d <sub>2</sub> D <sub>0</sub> )	$H(a_1D_0)$
$T := T + b_{i}A;$		$L(a_{31}b_0)$	•••	$(a_1b_0)$	$L(a_1b_0)$
$q_{M} \coloneqq t_{0} \cdot (-m_{0})^{-1} \mod B;$					
$T := (T + q_{M} \cdot M) \text{ div } B;$		+		+	+
}		+	+		+
if $T \ge M$ then $Z := T - M$ ;		C <sub>30</sub>	• • •	C <sub>1</sub>	Q
else Z := T;	T <sup>`</sup>	t <sub>30</sub>		t <sub>2</sub>	

 $\mathbf{q}_{\mathsf{M}}$ 

**C**<sub>31</sub>

W

t<sub>B1</sub>

 $m_0$ 

 $b_0$ 

 $H(a_0b_0)$ 

 $L(a_0b_0)$ 

C<sub>0</sub>

Algorithm
$A \coloneqq \widetilde{u}; B \coloneqq \widetilde{v}; M \coloneqq m;$
T := 0;
for (i = 0; i $\leq$ s - 1; i + +)
{
$T := T + b_{i}A;$
$q_{M} \coloneqq t_{0} \cdot (-m_{0})^{-1} \mod B;$
$T \coloneqq (T + q_{M} \cdot M) \operatorname{div} B;$
}
if $T \ge M$ then $Z := T - M$ ;
else Z := T;



Algorithm	[M]	M <sub>31</sub>
	Α	a <sub>31</sub>
$A := \widetilde{u}; B := \widetilde{v}; M := m;$		
T := 0;	В	D <sub>31</sub>
for (i = 0; i $\leq$ s - 1; i + +)		H(a, b,
{		···(43100)
$T \coloneqq T + b_{i}A;$		
$q_{M} \coloneqq t_{0} \cdot (-m_{0})^{-1} \mod B;$		H(m <sub>31</sub> q <sub>M</sub>
$T := (T + q_{M} \cdot M) \operatorname{div} B;$		L(m <sub>31</sub> q <sub>M</sub> )
}	- /	+
if $T \ge M$ then $Z := T - M$ ;		C <sub>3</sub>
else Z := T;	Т` <u>`</u>	- ↓ - t <sub>31</sub> _



Algorithm	M	m <sub>31</sub>
Aigonunn	Α	a <sub>31</sub>
$A := \widetilde{u}; B := \widetilde{v}; M := m;$		
T := 0;	В	D <sub>31</sub>
for (i = 0; i $\leq$ s - 1; i + +)		
{ {		H(a <sub>31</sub> b <sub>0</sub>
ι Τ. <u>-</u> Τ. b Δ.		1
$I = I + U_{i} A_{i}$		
$q_{M} \coloneqq t_{0} \cdot (-m_{0})^{-1} \mod B;$		, <mark>Ĥ(m<sub>31</sub>q</mark> ₁
$T := (T + q_{M} \cdot M) \text{ div } B;$	, k	
}		·····、
if $T \ge M$ then $Z := T - M$ ;		C
else Z := T;	Т` <u>`</u>	t <sub>31</sub>



 $\widetilde{u} * \widetilde{v} = \widetilde{u} \cdot \widetilde{v} \cdot R^{-1} \mod m$ 

Algorithm  $A := \widetilde{u}; B := \widetilde{v}; M := m;$  $T \coloneqq 0;$ for  $(i = 0; i \le s - 1; i + +)$  $T := T + b_i A;$  $q_{M} \coloneqq t_{0} \cdot (-m_{0})^{-1} \mod B;$  $T := (T + q_M \cdot M) \operatorname{div} B;$ } if  $T \ge M$  then Z := T - M; else Z := T;





Algorithm
$A := \widetilde{u}; B := \widetilde{v}; M := m;$
T := 0;
for (i = 0; i $\leq$ s - 1; i + +)
{
$T := T + b_{i}A;$
$q_{M} \coloneqq t_{0} \cdot (-m_{0})^{-1} \mod B;$
$T \coloneqq (T + q_{M} \cdot M) \operatorname{div} B;$
}
if $T \ge M$ then $Z := T - M$ ;
else Z := T;





# **Carry propagation**

#### Requires 31 iteration of additions with carry



- Probability of new carry after one iteration is very low.
- One time carry propagation + logarithmic time verification.

# Avoiding carry propagation

#### Remaining carries can be checked in log time



Check here

- Probability of new carry after one iteration is very low.
- One time carry propagation + logarithmic time verification.
- If carry detected, continue carry propagation

# Speeding up further

- Prepare two exponentiation algorithms:
  - 1) Fast: Accumulate carries, check after exponentiation
  - O 2) Slow: Checks every modular multiplication



- Use log time check after exponentiation
- If carry detected in the end, call slow exponentiation

# **Operand Scaling Techniques**

#### Scaling the modulus

 $\widetilde{\mathsf{M}} = \mathsf{M} \cdot ((-\mathsf{m}_0)^{-1} \operatorname{mod} \mathsf{B})$ 

$$q_{M} \coloneqq t_{0};$$

 Simplifies quotient determination





# **Operand Scaling Techniques**

#### Scaling the modulus



Similar case if multiplicand A is scaled up by radix B

### **Performance Evaluation**

- Evaluation Platform
  - Linux x86\_64
  - OpenCL 1.0 CUDA
  - Nvidia GeForce GTX 465
  - 11 SM with 32 cores each = 352 Cores
    (5 SM are disabled to increase yield production)
  - Device clock freq. 1.2 GHz
    (lower clock freq. compared to GTX480@1.4GHz)
  - Measurements includes I/O (CRT is performed in GPU)

### **Performance Evaluation**



AMD Opteron<sup>™</sup> 1381 Quad-Core @ 2.6GHz

\* R. Szerwinski and T. Guneysu, "Exploiting the Power of GPUs for Asymmetric Cryptography", CHES 2008

### **Performance Evaluation**

	OpenSSL Normal <sup>(1)</sup>	Crypto++ <sup>(1)</sup>	OpenSSL GMP <sup>(1)</sup>	GPU 8800 GTS (CIOS) <sup>(3)</sup>	GPU 8800 GTS (RNS) <sup>(3)</sup>	GPU GTX465 <sup>(2)</sup>
Ops/sec	946.9	1'566.28 (scaled)	2'738.9	104.3	57.9	2'232.43
Delay [ms]	-	-	-	55'184	849	39.4

- <sup>(1)</sup> Evaluated on AMD Opteron<sup>™</sup> 1381 Quad-Core @ 2.6GHz on Linux x86\_64
- <sup>(2)</sup> Current implementation on Nvidia GTX465 (11 MS, total of 352 CUDA Cores) @ 1.2GHz
- <sup>(3)</sup> R. Szerwinski and T. Guneysu, "Exploiting the Power of GPUs for Asymmetric Cryptography", CHES 2008
   Implemented on Nvidia 8800 GTS (Total 112 CUDA Cores @ 1.5GHz)

### Further optimizations (in progress)

#### Carry generation



- Fermi architecture supports addition with carry (add.cc)
- Inline assembly using CUDA
- Exponentiation algorithm
  - Currently using left-to-right binary exponentiation
  - With windows exponentiation 25% speed up
  - Randomization on checking point for carries as countermeasure

### Summary

I presented an implementation of RSA 2048 on GPUs that takes advantage of data coherence inside the warp.

Current implementation is competitive compared to CPU implementations and suitable for server applications with low latency.

The use of GPUs as cryptographic accelerators seems to have a promising future.